The leakage current caused by common-mode (CM) voltage is a critical issue in transformerless three-level photovoltaic (PV) inverters, which can increase the output current distortion, bring extra power losses, aggravate the electromagnetic interference, and even cause degradation of the panels and safety issues. The LCCL filter was proven to be effective to mitigate the leakage current, whose capacitor is split into two parts, and the common point of the smaller one is connected to the neutral-point (NP) of the DC-link. However, the LCCL-filtered three-level inverter suffers from the CM resonance of the neutral current and the NP voltage imbalance. Therefore, this paper proposes a CM resonance damping and NP voltage balancing strategy for the transformerless LCCL-filtered three-level PV inverter. A novel dual-cascade-loop with a dc voltage-difference outer-loop and a neutral-current inner-loop is proposed to control the CM voltage with a αβγ -frame space vector pulse width modulation (SVPWM) for damping the CM resonance and balancing the NP voltage. At last, the effectiveness of the proposed strategy is experimentally validated through a 10 kW transformerless LCCL-filtered T-type three-level PV inverter.
I. INTRODUCTION
Transformerless three-level inverters have been widely used in photovoltaic (PV) systems due to its high integration, high efficiency, low cost, and small total harmonic distortion of output voltage and current. However, the leakage current caused by common-mode (CM) voltage is a critical issue in transformerless three-level PV inverters, which can increase the output current distortion, bring extra power losses, aggravate the electromagnetic interference, and even cause safety issues [1] - [3] .
Besides improving the modulation schemes [4] - [6] and blocking the flowing path of the leakage current [7] , [8] , bypassing the leakage current is also widely adopted to minimize the leakage current. The modified LCL (MLCL) filter is firstly used to bypass the leakage current by connecting the common point of the capacitors of LCL filter to the The associate editor coordinating the review of this manuscript and approving it for publication was B. Chitti Babu . neutral point (NP) of the DC-link [1] , [2] , [9] - [12] , as shown in Fig. 1(a) . The topology can provide a low-impedance path and force the leakage current to circulate within the inverter rather than through the ground. Nevertheless, its filter capacitors are involved in both CM and differential-mode (DM) circuits [13] , which means that the design of the capacitors need simultaneously satisfy the CM and DM requirements. It is thus hard to choose an appropriate capacitance value. As an optimization, a LCCL filter shown in Fig. 1 (b) was proposed in [13] , whose capacitors are split into two parts, and the common point of the smaller one is connected to the NP of the DC-link. With the LCCL filter, the CM and DM circuit parameters can be decoupled by introducing decoupling factor λ, which will favor the design of filter capacitors [13] . Meanwhile, the resistance of the CM filter capacitor is enlarged (1/λωC f >1/ωC f ), which can restrict the neutral current to some extent and further reduce power loss. However, no matter the MLCL or LCCL filter is still confronted with the risk of the CM resonance.
Passive damping methods such as inserting physical resistors in the capacitor branch of the LCCL filter can effectively damp the CM resonance, but will cause extra power loss [2] , [14] . The active damping method is obviously a better choice. Although comprehensive active damping methods have been proposed for the DM resonance in the LCL filter [15] - [17] , there are few methods focusing on the CM resonance damping in the LCCL filter of the three-level inverter. Only two types of active damping schemes have been reported recently to damp the CM resonance in the PV inverter with MLCL filter [1] , [2] . Reference [1] proposed a zero-sequence voltage close-loop control strategy based on full state feedback to damp the CM resonance. And in [2] , a CM current control with disturbance feed-forward was proposed to suppress the CM resonance.
However, both the CM resonance active damping methods changed the dwell time of redundant vectors to modulate the zero-sequence voltage [1] , [2] , which might result in the NP voltage imbalance [18] , [19] . Therefore, [1] and [2] took extra measures to balance the NP voltage. In [1] , a typical signal was superimposed onto the zero-sequence voltage reference to extend the inverter modulation index and to balance the NP voltage. However, the mechanism of NP voltage balancing was not discussed. In [2] , besides a CM current control loop with a zero reference, an extra NP voltage balancing loop was added to equalize positive and negative dc voltages. However, because the outputs of the two independent loops were both zero-sequence voltages, they might interfere with each other and even cause conflicts. Therefore, it is necessary to integrate the two independent loops together and avoid the conflicts.
In this paper, the main contributions are as follows • The relationship between the dc voltage-difference and the neutral current is established. Based on that, a novel dual-cascade-loop with a dc voltage-difference outerloop and a neutral-current inner-loop is proposed. The integrated dual-loop structure can simultaneously damp the CM resonance and balance the NP voltage without any conflicts.
• Both the inner-and outer-loop controllers are carefully designed to ensure system ability and zero steady-error.
The remaining part of this paper is structured as follows. In Section II, the CM model of the LCCL-filtered three-level inverter is derived to demonstrate the CM resonance and the NP voltage imbalance issues. The dual-loop control strategy for damping CM resonance and balancing NP voltage is then proposed in Section III. And the design of the controllers is fully discussed. Finally, in Section IV, the experimental results on a 10 kW transformerless LCCL-filtered three-level T-type PV inverter are presented to verify the effectiveness of the proposed strategy. Fig. 2 shows the LCCL-filtered transformerless T-type three-level PV inverter [13] . C PV is the stray capacitance between PV panels and the ground, which can cause the leakage currents i CM1 and i CM2 . The resistances of L 1 and L 2 are neglected for emulating a worst-case scenario. The LCCL filter consists of two groups of star-connected capacitors. The common point N of the smaller capacitors λC f (0 < λ < 0.5) is connected to the NP of the DC-link for mitigating the leakage current, and the smaller and the larger capacitors are both used for filtering high-frequency harmonics in the output differential mode (DM) currents. The value of λ can be chosen according to [13] .
II. CM MODEL OF THE LCCL-FILTERED INVERTER
The CM model of the LCCL-filtered three-level inverter is derived as follows. In Fig. 2 , the voltages across the output terminals A, B, C and the NP of the DC-link can be expressed as VOLUME 8, 2020 where v N O can be derived from the grounded path in Fig. 2
Through the neutral line in Fig. 2 , the output voltages of the inverter can also be expressed as
According to [4] - [6] , the CM voltage v CM can be defined as
In addition, the leakage current i CM and the neutral current i 0 can be expressed as
By summing the three equations in (1) and (3), the CM voltage can be respectively expressed as
And the dc voltage-difference V dc , which reflects the NP voltage fluctuation, can be derived from (2) as
With v CM in (7) substituted into (6) and v N O in (6) substituted into (8), the following equation can be deduced
Based on (7) and (9) , the CM model of the LCCL-filtered three-level inverter can be obtained as shown in Fig. 3 . The CM voltage v CM generates the leakage current i CM through the L 1 ∼ L 2 ∼ C PV /3 branch. With the connection between the common point N of λC f and the NP of the DC-link, the extra neutral current i 0 is generated in the L 1 ∼ λC f branch. Considering λC f C PV /3, the impedance of the L 1 ∼ λC f branch for the high-frequency i CM is much smaller than that of the L 1 ∼ L 2 ∼ C PV /3 branch. Thus, i CM in the L 1 ∼ L 2 ∼ C PV /3 branch can be significantly mitigated. According to Fig. 3 , the transfer function from CM voltage v CM to leakage current i CM can be derived as
There are two resonance frequencies in the transfer function [1] , [2] , which can be expressed respectively as
It can be inferred that, although the leakage current can be effectively mitigated in the LCCL-filtered three-level inverter, there still are two concomitant issues to be solved.
One issue is the CM resonances in the L 1 ∼ λC f and L 2 ∼ C PV /3 branches caused by the CM voltage v CM . Note that, the parasitic capacitance C PV of the photovoltaic array in f r2 is usually uncertain and varies with humidity, temperature, etc. In addition, as indicated in [1] and [2] , the possible resonance frequency f r2 is usually much higher than the switching frequency, which makes it uncontrollable. Therefore, only the active damping for the first resonance frequency f r1 is implemented, while that for the second resonance frequency f r2 is not considered in this paper.
The other issue is the imbalanced NP voltage in Fig. 3 . Therefore, auxiliary current and voltage loops are proposed in this paper to actively damp the CM resonances and balance the NP voltage, which will be presented in detail in next section.
III. CM RESONANCE DAMPING AND NP VOLTAGE BALANCING DUAL-LOOP CONTROL STRATEGY A. NEUTRAL-CURRENT INNER-LOOP FOR CM RESONANCE DAMPING
Considering λC f C PV /3 and i CM i 0 , the leakage current i CM in (6) can approximately be neglected [2] . The transfer function from v CM to i 0 can then be given by
where the CM resonance angle frequency ω r =2πf r1 .
According to (12) , there is no pole located in the left-half complex plane. If the neutral-current is operated in open-loop and v CM contains a component near the resonance frequency, a current resonance will be generated by the CM voltage in the L 1 ∼ λC f branch, which may further trigger the overcurrent protection of the inverter. Therefore, an effective damping method is necessary in the LCCL-filtered three-level inverter to suppress the CM resonance.
Being similar to the conventional DM resonance suppression of the LCL filter, passive and active damping methods can be applied to damp the CM resonance. The passive damping will sacrifice the attenuation performance in high-frequency range and cause more loss [14] . The active damping method is thus preferred. A simple active damping method is to construct the closed-loop control of the neutralcurrent and to ensure that the resonance frequency and time delay meet the stability requirement [6] . The block diagrams of neural-current loop are depicted in Fig. 4 .
In Fig. 4 , e −T ss represents the delay caused by sampling and control, where T s is the control period. G PWM (s) is the transfer function of PWM, and it is usually considered as a delay of e −0.5 T ss . R i0 (s) is the current controller. The neutralcurrent feedback is calculated by adding three-phase inverterside currents.
B. DC-VOLTAGE DIFFERENCE OUTER-LOOP FOR NP VOLTAGE BALANCING
To attach a cascaded outer-loop for the NP voltage balancing, the relationship between the neutral current i 0 and the dc-voltage-difference V dc need be established. Referring to Fig. 2 , the positive and negative capacitors should meet
Though the upper and lower capacitors are not absolutely identical [26] , their difference is quite small and is neglected in this paper. Meanwhile, according to the Kirchhoff's current law, their currents should satisfy Therefore, the relationship between i 0 and V dc can be derived as
According to (15) , if the integral of i 0 is equal to that of i NP in a period, V dc will not change. But if the reference i * 0 (s) of the neutral-current loop shown in Fig. 4 is set to be zero or other constant value, the above conditions cannot be met because i NP is not zero or constant. Then V dc will change and the imbalance of NP voltage will occur. Therefore, it is essential to set an appropriate reference i * 0 (s) for the inner-loop through the dc-voltage difference outer-loop.
Regarding i NP as a disturbance term in (15) , the transfer function from i 0 to V dc can be obtained as
Based on (16), a voltage-difference outer-loop is thus proposed to balance the NP voltage as shown in Fig. 5 , where R V (s) represents the outer voltage-difference regulator, and the superscript ' * ' denotes the reference variables. It can be inferred that, with the cascaded dual-loop control structure, the control commands of the inner-and outerloop are harmonically integrated rather than interfere with each other. with magnitude (in decibels) and phase of H i0 (s) given in (18) and (19) respectively.
The Bode diagrams of H i0 (s) with different time delays are shown in Fig. 6 using the parameters listed in Table 1 . According to the Nyquist stability criterion, only the frequency ranges with magnitudes above 0 dB are considered. According to (17) , the number of the open-loop unstable poles P = 0. The numbers of the positive and negative crossings between ω 1 and ω 2 in Fig. 6 must be equal, to ensure the system stability. Fig. 6 shows that there is neither positive nor negative crossing between ω 1 and ω 2 when T s = 0 or T s = π/(6ω r ). In this case, the system is stable. However, when T s = π/(2ω r ), there is one negative crossing and no positive crossing, showing an unstable system.
It can be derived from (19) that, the control period T s should satisfy (20) for ensuring the system stability
where ω 2 should satisfy a zero gain according to (18) (ω 2 > ω r ).
Regarding the controller design, the proportional gain k ip of inner loop can be designed as follows to guarantee the neutral-current inner-loop has enough phase margin φ m [20] . According to (19) , the right cut-off frequency ω 2 should guarantee an enough phase margin φ m
Then, substituting the ω 2 of (22) into (21), k ip can thus be obtained as
To further demonstrate the damping effect of the inner-loop, its closed-loop transfer function can be derived as
Its magnitude response can be plotted together with the magnitude response without the active damping using the parameters listed in Table 1 , as shown in Fig. 7 . It should be noted that, without the active damping, a serious resonance peak exists at the resonance frequency f r1 . In contrast, an obvious suppression to resonance peak can be observed with the proposed neutral-current inner-loop, validating the damping effect.
2) DESIGN DETAILS FOR OUTER-LOOP CONTROLLER
The target of the outer-loop is to eliminate the voltage difference. On the one hand, the controller parameters should be reasonably designed to guarantee the system stability. On the other hand, the steady-state error of the outer-loop should be suppressed to zero with the selected controller. Therefore, the proportional-integral (PI) controller is preferred in the outerloop. 
where k vp and τ v are parameters of PI controller; time delay e −1.5 T ss has been approximated to a one-order inertia element for a convenient calculation; K I and K V can be respectively expressed as
Its magnitude response and phase response can be deduced as (28) and (29) respectively.
The Bode diagrams of H v (s) with different proportional gain k vp are shown in Fig. 8 using the parameters listed in Table 1 . It can be inferred that the magnitude response curve will shift upwards with the increase of k vp , which will weaken the phase margin and even cause system instability. And the controller parameters k vp and τ v can also be tuned according to the given phase margin, which is similar to the foregoing design process in the neutral-current inner-loop and not repeated.
The zero steady-state errors of the outer-loop should also be theoretically verified. The transfer function between the error signal and the reference signal of the outer-loop can be expressed as
With the unit-step reference signal, the steady-state error of the outer-loop can thus be calculated as (31), which is the expected zero value. strategy [21] , [22] to form the overall system control scheme, as shown in Fig. 9 , where L = L 1 + L 2 ; i d and i q are dq components of the inverter-side currents in the grid-voltageoriented synchronous frame; ω 1 is the fundamental angle frequency; θ g is the angle of the grid voltage. It should be noted that, the DM active damping need not be added in the control scheme since the DM parameters of the paper lie in the stable range [15] . In order to output an arbitrary CM voltage, the αβγ -frame SVPWM is adopted, where the γ -axis is set to modulate the reference CM voltage v * CM . Different from the conventional αβ-frame SVPWM, the αβγ -frame SVPWM can regulate the CM voltage by reallocating the dwell time of redundant vectors [23] , [24] . With the example in Fig. 10 , the dwell time of redundant vectors can be expressed as t 01 and t 02 , whose values can be calculated according to (32)
where T s is the switching period and t 0 is the total dwell time of the two redundant vectors. 
IV. EXPERIMENTAL VERIFICATION
In this paper, a 10 kW LCCL-filtered three-level inverter has been built as shown in Fig. 11 . The T-type integrated power module 10-FZ12NMA040SH from Vincotech is employed. The DSP TMS320F28377D from Texas Instruments (TI) is used to implement the control and modulation scheme. The Chroma programmable dc power supply 62050H-600S is used to support the dc voltage. Parameters of the experimental system are given in Table 1 . And total three cases are organized in the prototype, as tabulated in Table 2 .
A. VALIDATION OF LEAKAGE CURRENT REDUCTION
First of all, leakage current in the case 1 can be compared with that in the case 3. As shown in Fig. 12 , when the prototype is implemented in the case 1, the leakage current has a RMS value of 34.9 mA and obviously includes massive high-frequency components around the switching frequency (f sw ) and its multiples. But when the prototype operates in the case 3, the RMS of the leakage current can be reduced to 9.4 mA and highfrequency components in the leakage current can also be effectively eliminated, as shown in Fig. 13 . The leakage current reduction with proposed CM dual-loop control strategy and LCCL filter is thus verified.
B. VALIDATION OF CM RESONANCE SUPPRESSION
In order to verify the CM resonance suppression of proposed dual-loop control strategy, the experiments with proposed dual-loop strategy enabled (case 3) and disabled (case 2) are carried out in the LCCL-filtered inverter. The waveforms at the switching moment are captured as shown in Fig. 14 and 15 . As seen from Fig. 14, when the proposed dual-loop strategy is employed, there are no resonance components in the inverter-currents and neutral current. However, when the proposed strategy is disabled, significant resonance components immediately appear in inverter-currents and neutral current. Similarly, no resonance emerges in the gridcurrents and leakage current with the proposed dual-loop strategy enabled, as shown in Fig. 15 . But the grid-currents and leakage current immediately suffer from the CM resonance with the proposed dual-loop strategy disabled.
C. VALIDATION OF DC VOLTAGE-DIFFERENCE OUTER-LOOP
In order to verify the necessity and effectiveness of the dc voltage-difference outer-loop, this paper carries out two experiments. The first experiment alters the strategy from the dual-loop control to the inner-loop control, as shown in Fig. 16 . When the outer-loop is enabled, i.e., i * 0 equals the output of the outer-loop regulator, V dc steadily fluctuates around 0V and only contains high frequency components caused by the switching of power devices [25] . Opposite, when the outer-loop is disabled, i.e., i * 0 is set to be zero, the positive and negative dc voltages gradually deviate from each other and their difference V dc begins to increase. The results indicate that the CM active damping control (i.e., the inner-loop) with a zero reference may interfere with the NP voltage control.
The second experiment alters the reference of the dc voltage-difference outer-loop from 0 V to 20V, as shown in Fig. 17 . When the reference of outer-loop changes from 0 V to 20 V, the dc voltage-difference undoubtedly reaches 20 V after a dynamic process. Simultaneously, the inverter-currents and grid-currents can keep operating normally. The second experiment thus verifies the effectiveness of the dc voltagedifference outer-loop.
D. VALIDATION OF DISTURBANCE REJECTION
In order to verify the disturbance rejection of the proposed dual-loop control strategy, some disturbances including changing the active and reactive current references are added in the LCCL-filtered inverter with the proposed dualloop control strategy (case 3).
The first experiment changes the reference of active current i d * from 10 A to 5 A, and then to 10 A again, as shown in (a) Three-phase inverter-currents and neutral current, (b) three-phase grid-currents and leakage current when the reactive current reference i * q changes from 0 A to 10 A, then to 0 A again. Fig. 18 . And the second experiments changes the reference of reactive current i q * from 0 A to 10 A, and then to 0 A again, as shown in Fig. 19 .
It can be seen from Fig. 18 (a) and 19 (a) that there is no resonance problem emerging in the three-phase inverter-currents and the neutral current when the active or reactive current references change. Similarly, the three-phase grid-currents and the leakage current can continue normal operation when the active or reactive current references change, as shown in Fig. 18 (b) and 19 (b) .
V. CONCLUSION
The CM resonance and the NP voltage imbalance in the LCCL-filtered three-level inverter were investigated in the paper based on a derived CM model of the inverter. A CM resonance damping strategy based on a neutral-current loop was proposed. However, if the reference of the neutral current loop was set to be zero, the difference of the positive and negative dc voltages would increase gradually, leading to the NP voltage imbalance. In order to balance the NP voltage, the commonly-used method is to add an independent voltage-difference loop. However, the independent loop may be interfered by the neutral-current loop. Therefore, this paper proposed a cascaded dual-loop control strategy to avoid the interference, where the reference of the neutral-current loop was given by the output of the outer-loop regulator. The proposed strategy was proven experimentally to be effective for both damping the CM resonance and balancing the NP voltage. He was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. He became an Assistant Professor, in 1992, an Associate Professor, in 1996, and a Full Professor of power electronics and drives, in 1998. In 2017, he became a Villum Investigator. He has published more than 600 journal articles in the fields of power electronics and its applications. He is the coauthor of four monographs and an editor of ten books in power electronics and its applications. His current research interests include power electronics and its applications, such as in wind turbines, PV systems, reliability, harmonics, and adjustable speed drives.
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